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Abstract— A fine-grained reconfigurable array based on com-
plementary, dual-gate, fully depleted, silicon on insulator (DGFD-
SOI) nanowire transistors is proposed and analyzed. Both low
power and reconfigurable operation may be achieved by altering
the switching threshold of the array using the back-gate bias
on the complementary double-gate transistors. Simulated per-
formance figures are presented for the array when configured
into representative circuits and compared with two similar self-
assembled molecular arrays. It is shown that SOI nanowire
arrays can achieve dense, low-power reconfigurable operation
without the overheads of either level restoration or additional
gain blocks that may be required by molecular-based systems.
I. INTRODUCTION
If the various forecasts are to be believed [1]–[5] we are
standing at the threshold of an “Aladin’s Cave” of nanoscale
devices and technologies. However, the djinn that guard this
cave are manufacturability, reliability and power. Unless new,
disruptive technologies emerge it will become increasingly
difficult to manufacture the complex, heterogeneous logic
and interconnection structures that characterize current micro-
architectures. This issue, combined with high defect rates and
unreliable operation threaten to prevent these nanoscale riches
from being fully exploited [6], [7].
Regardless of the manufacturing and reliability issues, it is
most likely to be simple power dissipation considerations that
will ultimately limit the density and operating frequency of
any technology based on manipulating electronic charge (e.g.,
CMOS), even at the single-electron level [1], [8]. Static power
is proportional to the average off current of the transistors
(IOFF = ID @VG = 0) while active dissipation may be
simply expressed as switching events per unit area. Using
passive cooling and economical packaging, a maximum power
density in the order of 100W/cm2 holds regardless of the actual
density of the switching devices. Thus, as the device density
increases, both the static power per device and the percentage
of devices active at a given instant must fall.
On the other hand, a more realistic power target for
portable devices might be more like 0.01W/cm2. As a result,
interest must eventually switch to some other state variable
(e.g. electron spin) that does not rely on the transfer of
charge. However, the commitment to an extensive and mas-
sively expensive silicon-based infrastructure will ensure that
any successful mid-term solution will be based on CMOS–
compatible technology. The issue then becomes one of how
to exploit to best advantage combinations of the so-called “top-
down” (conventional design) or “bottom-up” (self-assembly)
fabrication approaches in a way that might be integrated into
a standard CMOS line.
One response to this problem has been to look for simplified
structures that offer post-manufacture reconfigurability. Such
techniques allow circuits to be less sensitive to manufacturing
defects, thus enhancing yields and lowering costs while at
the same time offering reduced design risk and support for
multiple applications via user programmability. The objective
is to exploit regular or periodic structures that take optimal
advantage of nanoscale fabrication techniques. As an example
of this idea, molecular-based nanoscale circuits have been
proposed [9]–[11] and built [12], [13] based on regular cross-
bar array topologies. The ability to fabricate such nanoscale
circuitry on top of conventional CMOS [14] allows each level
to be separately optimized [15] and the special characteristics
of each to be exploited. In hybrid circuits of this type one of
the primary functions of the CMOS layer is level restoration.
Given that it represents an overhead in this case (i.e., it is
only required because of the nanoscale layer), it is not clear
at present what the optimum scale reduction (micro to nano)
is likely to be (or, indeed, even how to calculate it in the
general case). Further, as was shown in [14], nanoscale circuits
(a nano-crossbar full adder in that case) may actually turn
out to be slower, larger and consume more power than the
same design in conventional CMOS once the drivers and
sense-amplifiers are taken into account. This is an important
result as it shows that mixed nanoscale/CMOS approaches may
not necessarily exhibit better performance than conventionally
scaled CMOS, unless an appropriate balance is found between
the two levels.
This research is motivated by two related questions: what
types of simple (regular) CMOS structures can be exploited to
create reconfigurable architectures for nanocomputing and how
might heterogeneous functionality emerge from an essentially
homogeneous array of simple devices? Remaining in the
CMOS domain offers a number of advantages, including the
availability of three terminal switching devices with intrinsic
gain, a stable and well characterized manufacturing base plus
compatibility with existing design tools. The disadvantage
is that the design is constrained by lithographic patterning
and alignment issues. While it is forecast that feature sizes
(for logic) will approach 22nm by 2016 or 2018 [16], it
is not clear at the moment how this might be achieved.
Our premise here is that simplified, regular structures with
a minimal number of interconnection layers will have a better
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Fig. 1. Basic topology of the thin body double-gate nanowire transistor
with silicide S/D.
Fig. 2. Simplified view of the Schottky S/D nanowire transistor pair.
chance of achieving sub-20nm feature sizes than the complex,
heterogeneous layouts that characterize most current micro–
architectures.
The remainder of the paper is organized as follows. In
Section II, simulations of devices formed from undoped silicon
nanowires with silicided source/drain regions are presented.
The objective has been to explore how these devices might be
used to support a homogeneous reconfigurable logic platform.
The application of the nanowire array is discussed in Section
III, and some issues relating to the potential performance of the
array are discussed. Finally, Section IV concludes the paper.
II. SILICIDE S/D NANOWIRE DEVICES
In this section, we examine the characteristics of a double-
gate complementary pair using silicide source/drain regions
and a mid-band metal gate structure.
As gate lengths are reduced, performance fluctuations due
to random dopant distribution in the channel will become a
major problem in CMOS. An alternative approach, employing
an undoped channel region and using Schottky barriers at
the source and drain has been demonstrated by a number
of workers. Metal silicides form natural Schottky barriers to
silicon substrates, acting to confine carriers and reducing or
eliminating the need for impurities in the channel to prevent
current flow in the off condition [17]. Schottky barrier devices
were first described more than 30 years ago [18] and have
been investigated for many years. Although they generally
exhibit poorer performance than conventional devices, this gap
may close as devices shrink. For example, there is evidence
that quantum confinement effects in nanowires may result in
greater mobility values than in bulk silicon [19], due to a
Fig. 3. Simulated ID vs. VBG characteristics of the nanowire transistors
of Fig. 1 – n-type (filled circles), p-type (crosses) with VFG= -2, 0, +2.
reduced probability of scattering leading to ballistic operation
[20] (although it appears that MOS transistors already operate
surprisingly close to this limit [21]). Even if this is not the
case, the fixed subthreshold slope characteristic of MOS (>
60mV/decade) will make it increasingly difficult to achieve
low static power as supply voltage reduces due to the need
to reduce VTH as well. In these highly resistive Schottky
nanowire devices both ION and IOFF are reduced in the
same ratio, thereby offering low power operation, albeit at the
expense of performance. Silicide nanowires therefore appear
to be a viable replacement for bulk silicon channels, especially
for low power systems.
In [22], both p and n-type transistors with gate lengths down
to 15nm were fabricated and it was shown that leakage currents
(that have been a traditional drawback of Schottky barrier
FETs) could be controlled using thin-body SOI techniques. In
this work, we have simulated a number of double-gate thin-
body Schottky devices (Fig. 1) using a commercial simulator
with classical transport models 1 and compared the results with
the general characteristics of these and other devices – in [23],
for example. The n-type transistors used ErSi1.7 source/drain
regions (barrier height, φbn = 0.28eV above Si) while the p-
types were formed using PtSi. (φbp = 0.23eV ). In both cases
the gate material was assumed to be Au/Cr with a (mid-band)
work function of 4.7eV. The width and length were both 20nm,
the body thickness was 5nm and the gate oxide thickness was
1.5nm.
Pairs of p and n-type transistors may be formed on an
array of undoped silicon nanowires by depositing (and an-
nealing) erbium and platinum silicide in alternate rows (Fig.
2). The bottom (logic) gates are common to both transistors.
Conventional flash memory techniques would be applicable to
set the top gate charge. Fig. 3 shows the simulated ID/VG
performance for these devices with the top gate voltages
set between ±2V. It should be noted that the drift-diffusion
models used here tend to underestimate the drain current
density at these dimensions. For example, the value of ION ≈
0.1µA derived here can be contrasted with the actual devices
measured in [22] which exhibited current drives in the order
1Atlas/Spices, Silvaco Inc.
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of 2µA for the 20nm wire in that study. In addition, it has
been shown that quantum confinement effects can produce
a large threshold voltage shift in double gate devices below
30nm gate lengths [24] - an effect that is not accounted for
here. Neither of these effects was important to this part of
the study (and in any case, the quantum VTH shift is most
pronounced below LG=10nm). The results shown in Fig. 3
indicate values of ION/IOFF > 104 can be achieved using
these devices and that a significant threshold shift can be
expected as the voltage on the control gate is modulated (e.g.,
∆VTH/∆VFG = 0.375V in Fig. 3). This is the basis of
the operation of the proposed nanowire devices that can be
exploited to create reconfigurable LUT structures from simple
arrays, as discussed in the following section.
III. RECONFIGURABLE COMPUTING CIRCUITS
A fine-grained reconfigurable array has been described
previously [25], [26] that could be said to be “polymorphic”
in that its constituent blocks may be arbitrarily configured
into state elements, logic, interconnect, or combinations of
all three. Although there are many ways to implement such
an array, the thin-body, fully depleted, double gate MOSFET
devices described in Section II represent an evolutionary path
from current CMOS technology. It is likely that FDDGSOI
devices will be ultimately scalable to gate lengths of about
10nm [27], although achieving the required level of dimen-
sional control will be extremely difficult, as will achieving
acceptable performance targets in the face of device parasitics.
In Fig. 4, complementary nanowire devices have been
arranged as a 6-input, 6-output NOR-based LUT with each
(horizontal) output terminated in a configurable inverter/3-state
driver. A NAND-based organization would be equally possi-
ble, with a slight rearrangement of the internal connections.
To analyze the operation of this 6x6 LUT, we can start with
the equation for saturation drain current in deep sub-micron
(DSM) technology developed in [28]:
ID(sat) ≈
(
W√
L
)(
f(Rs)
T 0.8OX
)
(VGS − VTH)α (1)
where L is the physical gate length, TOX the effective gate
oxide thickness, including any depletion layer effects, and
f(Rs) is a function of the source/drain resistance for a
particular technology. The exponent α describes the degree of
velocity saturation. It is given a value of 1.25 for DSM in [28],
and will tend towards 1 in short-channel, ballistic devices [29].
Equating the saturation drain currents in the conventional way
[30], we can derive an approximate formula for the switching
threshold for each 6NOR:
VSW (NOR) =
VTHN + n−1K
1/α
r (VDD + VTHP )
1 + n−1K1/αr
(2)
where VTHN(P ) is the threshold voltage for the N (P) devices,
n is the number of transistors in the stack (6 in this case)
and Kr = KPKN . Thus Kr will be a function of the transistor
gain ratio—given by (W/
√
L)P /(W/
√
L)N—and the relative
mobilities (replaced in (1) by the f(Rs)/TOX term). It is
TABLE I
GATE BIAS CONDITIONS FOR RECONFIGURABLE ARRAY BASED ON
DEVICE CHARACTERISTICS OF FIG. 3 (VDD = 1V ).
VFGN VFGP VTHN VTHP Comments
0 +1 0.45 -0.45 Normal operation
-1 +2 0.82 -0.82 Low standby power
-2 0 1.2 -0.1 logic line disabled
+1 +2 -0.3 -0.82 unconditional low
worth noting that the effective mobility of the Schottky barrier
pmos device is greater than that of the nmos due to the lower
barrier height of PtSi (0.23V vs. 0.28V for ErSi1.7, see Fig 3).
It can be seen from (2) that for the symmetrical threshold case
(VTHN = −VTHP ), the switching threshold (VSW ) becomes
VDD
2 when n
−1K1/αr = 1 and thus:
Kr = nα. (3)
It can also be seen from (2) that VSW ≥ VDD when:
VTHN + n−1K1/αr VTHP ≥ VDD (4)
and VSW ≤ 0V when:
VTHP + n−1K1/αr VTHN ≤ −VDD. (5)
Equations (2) – (5) illustrate two important points about this
array. Firstly, as the supply reduces with scaling, the range of
threshold shifts that will be required to configure the array will
also scale down. Secondly, although the optimum value of Kr
(i.e., such that VSW = VDD2 ) is related to α, in common with
all static gates we can adjust Kr over a fairly wide range with
a minimal effect on VSW (but with an effect on performance
[30]). For example, with α = 1.25 (at VDD = 0.8V , VTHN =
|VTHP | = 0.3V ), setting Kr = 4 will result in VSW ≈
0.37V (i.e., ∼4% shift from its optimum value). We can
also achieve a shift in switching between VDD and 0V with
∆VTH ≈ ±0.45V . For the devices in Fig. 3, this would mean
modulating the front gate by approximately ±1.3V. In [31], it
was shown by simulation that a ∆VTH/∆VFG of ± 0.45V
could be achieved with ultra-thin body (i.e., Tbody = 5nm)
double-gate SOI with TOX = 1nm. Thus, gate biases in
the range ±1V to ±2V (that are also compatible with oxide
reliability [32]) will be sufficient to configure the array.
Table I illustrates this for the devices presented in Fig. 3.
Setting the switching thresholds of each complementary pair
configures the array into its various modes. Normal operation
means that the array is sensitive to that input. Setting large but
symmetrical threshold values puts the array in its low standby
power mode (i.e., while VSW is still approximately VDD2 , the
propagation delay is severely affected such that the cell would
not normally be operated in this mode). Shifting the switching
threshold of an individual input to greater than VDD effectively
turns it off, such that it represents a logic “don’t care”.
An example layout of the 6x6 array is illustrated in Fig.
5. This is not necessarily the most compact form, but it does
illustrate its structural regularity. In turn, these cells may be
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Fig. 4. A reconfigurable cell based on a 6x6 NOR organization.
The black squares are the top gate programming nodes.
Fig. 5. A partial view of a trial layout for the 6x6 array of Fig. 4.
In this case Kr ≈ 2.5.
organized into a larger array with adjacent connections in the
vertical and horizontal directions plus a small number of local
feedback connections (Fig. 6). Arranged in this way, each
pair of LUT cells contains sufficient resources to develop
either a small combinational logic circuit such as a 3-LUT,
more complex synchronous state machine elements such as
latches and flip-flops or simple asynchronous circuits (Fig. 7),
as illustrated in the following sections.
A. Combinational and Sequential Logic
As an example of combinational and sequential logic syn-
thesis, a simple D-type and a full-adder circuit were simulated
using Spice3 level 10 SOI models available at the Nanotech-
nology Simulation Hub 2. The thin-film double gate transistor
models of the D-type were tuned approximately to the char-
acteristics of the devices fabricated in [22] (with a particular
focus on the sub-threshold slope) while the full-adder used
parameters derived from the simulated devices outlined in
section II. Fig. 8 and Fig. 9 show the results for the DFF and
full-adder respectively. Table II summarizes the performance
of these circuits and, as a comparison, also includes simulation
results from [14] and [34] that are discussed further in Section
III-C below.
2http://nanohub.org
Fig. 6. Data flow in adjacent cells.
Fig. 7. A group of configured logic cells forming merged 3-LUT and
Flip-Flop elements.
Fig. 8. Simulated waveforms for D-type FF circuit (see Fig. 7,
VDD=1.0V).
Fig. 9. Simulated sum and carry out waveforms for nanowire full-adder
(see Fig. 7, VDD=0.8V).
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Fig. 10. Event-controlled storage element (from [33]) and its imple-
mentation in terms of a 6x6 LUT cell. Filled dots re-present the top-gate
nodes of the array that are programmed ’on’ in the LUT. Open dots are
buffers programmed as inverters.
B. Asynchronous Logic
Current programmable systems tend not to support hazard-
free logic implementations [35]. Nor do they include special
functions such as arbiters and synchronizers. However, most of
the building blocks for asynchronous circuits can be described
in terms of small asynchronous state machines of a form that
is directly supported by the nanowire array. This is illustrated
in Fig. 10 for the event-controlled storage element described
by Sutherland [33].
C. Power-Delay Performance
Table II summarizes the results for our nanowire array
and compares it against two proposals for nanoscale systems
that use “bottom-up” (i.e., partial self-assembly) approaches.
The crossbar full-adder circuit of [14] is based on rectifying
junctions formed from rotaxane molecules such as those
described in [36]. The proposed PLA circuits in [34] are
based on stochastic self-assembly techniques that would form
orthogonal silicon nanowire arrays. These would then be ran-
domly connected to a micro-scale address decoder. Although
the nanowire and the molecular crossbar circuits are similar
in both functional complexity and in overall size, we have
to exercise care when making direct comparisons between
them as all of the figures listed depend on specific design
details that are difficult to quantify in general terms. The
thin-body MOSFETs described in [22] exhibit low values of
threshold (particularly the n-type devices) due to the gate
workfunction chosen. As a result, the static power (IOFFVDD)
of the nanowire D-type is more than 60 times that of the
molecular design. This is certainly too high to support the
levels of integration envisaged. For example, if we assuming
a low-power portable system with a static power target of
0.01W/cm2, the density would be power-limited to fewer than
300 LUT blocks/cm2. In a fixed threshold system, ultimate
scaling is likely to require separate gate workfunctions that are
above and below the mid-band in order to “tune” and balance
the transistor thresholds [37].
The silicide devices presented in section II exhibit much
lower values of IOFF (in the order of 10−12A), thus their static
power performance is better than even the molecular case, but
at the expense of performance (proportional to ION ). It is
worth noting that even at its quoted figure of 0.55µW (Table
II), the molecular crossbar element analyzed in [14] would be
TABLE II
SIMULATED PERFORMANCE FIGURES FOR THE NANOWIRE ARRAY (WITH
FIGURES FROM [14] AND [34] FOR COMPARISON).
D-type Full adder Full adder Array
using [22] (Section 2) from [14] from [34]
Delay 480ps † 5.2nS 491ps 5-10nS §
Cycle time - - 1ns -
Area 2.88µm2 ‡ 2.88µm2 ‡ 3µm2 5.6µ2 
Drivers/sense
amps
- - 70µm2 -
Static Power 35.9µW 0.16µW 0.55µW no
Drivers/sense
amps
- - 68.72µW data
† - propagation delay: clock ↑ to Q.
‡ - estimate based on 22nm design rules with WP,N = 2 , LP,N = 1. Each function
occupies two adjacent cells.
§ - static logic case, FO-4. Dynamic logic case is ∼10x faster.
 - estimate based on 40 OR-terms at 22nm lithography.
static power-limited at fewer than 2 x 104 LUT blocks/cm2,
a figure that could be easily exceeded by current low power
CMOS techniques. And once the drivers/sense amplifiers are
factored into the molecular crossbar case, its static power is
almost double that of the high speed CMOS circuits with
approximately the same propagation delay. It is only at the
maximum figure for passive cooling of 100W/cm2 that we
start to approach the sort of densities promised by the device
roadmaps (e.g. O(2 x 108) blocks/cm2). Obviously, this does
not include the effect of dynamic power, which would apply
additional density constraints. While no power figures are pre-
sented for the array of [34] (and the proposed manufacturing
methodology is purely speculative in any case) it is based
on an “nMOS-style” organization that tends to exhibit high
static power. The nanowire devices, when configured “on” will
be standard transistors constrained by the same ION , IOFF
and subthreshold slope considerations as conventional devices.
As a result, the proposal as presented uses dynamic logic
techniques as a way to overall minimize power in this system,
although at the expense of introducing additional multi-phase
clock distribution overheads.
As a final observation, it is worth noting that at the 22nm
technology node all of these proposals appear to result in
similar device densities. Although there may be differences in
mapping efficiency when each is applied to real circuits, this
is very unlikely to account in more than an order of magnitude
difference in density. It could be argued that this modest return
might not be worth the significant increase in manufacturing
complexity required to merge conventional and self-assembled
devices.
IV. CONCLUSION
A fine-grained reconfigurable platform based on comple-
mentary, double-gate, fully depleted silicon nanowire tran-
sistors has been proposed and analyzed. The transistors are
arranged such that the top gates may be programmed to affect
the switching threshold of the device and therefore its logic
function. Organizing these into simple arrays supports the
development of more complex computing functions. Whilst
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there are still many technical challenges to be overcome, such
devices offer a number of tangible benefits, not the least of
which is a plausible migration path from conventional (micro-
scale) CMOS.
Extending CMOS into the nanoscale domain will require
a careful balance between power and performance. SOI
nanowire arrays offer low-power, complementary operation,
without the overheads of either level restoration or additional
gain blocks (as required, for example, by molecular logic
circuits). In addition, silicide source-drain techniques provide
one means by which device processing might be simplified
and thus made more tractable at nanoscale dimensions. How-
ever, the (static) leakage power demonstrated in the devices
fabricated to date would have to be lowered by between two
and four orders of magnitude – with a resultant increase in
propagation delay – before these could provide the sort of
device riches promised in the nanoscale era.
It is becoming increasingly clear that moving to non-CMOS
technologies will not guarantee, per se, higher densities or
improved performance. Many of the gains to be made in
the nanoscale era will be achieved by exploiting innovative
architectures to compensate for the effects of poor device
performance, reliability and, in particular, power.
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